BriefGPT.xyz
Nov, 2018
嵌入式FPGA卷积神经网络加速器的算法硬件协同设计
Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs
HTML
PDF
Yifan Yang, Qijing Huang, Bichen Wu, Tianjun Zhang, Liang Ma...
TL;DR
本文提出了一种算法-硬件协同设计的方法,开发了一种名为Synetgy的ConvNet加速器和一种新颖的ConvNet模型DiracDeltaNet,可以高效地在FPGA上运行,得到了更高的准确率和更快的推理速度。
Abstract
Using FPGAs to accelerate ConvNets has attracted significant attention in recent years. However,
fpga
accelerator
design has not leveraged the latest progress of ConvNets. As a result, the key application charact
→