BriefGPT.xyz
Apr, 2024
一种可配置和高效的神经网络硬件加速器内存层次结构
A Configurable and Efficient Memory Hierarchy for Neural Network Hardware Accelerator
HTML
PDF
Oliver Bause, Paul Palomero Bernardo, Oliver Bringmann
TL;DR
我们提出了一个可配置的内存层次结构框架,旨在为深度神经网络(DNNs)的自适应内存访问模式提供数据,并在最小化所需内存容量的同时维持高加速器性能方面达到优化平衡。
Abstract
As
machine learning
applications continue to evolve, the demand for efficient
hardware accelerators
, specifically tailored for
deep neural networ
→